



ISSN 2047-3338

Comparison of Conditional Internal Activity Techniques for Low Power Consumption and High Performance Flip-Flops

Jyoti¹, Dr. Malay Ranjan Tripathy² and Vijeta³

Abstract– This paper reviews the three Conditional internal activity Techniques for high performance flip-flops namely Conditional Capture, Conditional Precharge and Conditional Discharge techniques. These techniques are reviewed in terms of power and delay and classified based on how to prevent or reduce the internal switching activity. Application of the Conditional techniques results in improvement of Energy-Delay product and saving of power consumption for quiet input. Low power flip-flops are vital for the design of low-power digital systems. In this paper low power high performance flip flops are reviewed based on these techniques .Comparison summary of recent results of flip-flop characteristics based on these techniques is also specified.

Index Terms– Digital CMOS, Flip-Flop, Latches, Low Power, Very Large Scale Integration (VLSI)

I. INTRODUCTION

POWER consumption in high-performance integrated circuits has been one of the most serious limitations in high-performance designs recently. Power optimization techniques are applied in different levels of digital design. In order to optimize the power dissipation of digital systems low-power methodology should be applied throughout the design process. VLSI designers have used speed of the circuit as the performance metric. Two conflicting constraints in this field are high performance and small area. But now a day's power dissipation is becoming an important in a design. Low power design is a new era in VLSI technology.

Low power design is used for portable applications such as wristwatches and pacemakers as well as to reduce the power of high performance systems. Systems with high clock frequency are emerging with improved operation speed and large integration density.

Low power design basically deals with power estimation, its analysis and power minimization [1]. The clock system consists of the clock interconnection network, flip-flops and latches. These components are one of the most power

consuming components in a very large scale integration (VLSI) system. It accounts for 35%–60% of the total power dissipation [2]. Reducing the power consumed by flip-flops will have a profound impact on the total power consumption. In terms of timing perception, flip-flop latency consumes a large portion of the cycle time whereas the operating frequency increases. Consequently flip-flop choice and design has a intense effect in reducing the power dissipation in high-performance systems. These reasons are the main driving force for the increased importance in flip-flop design and analysis. A wide selection of different flip-flops can be found in the literature [1]–[18]. Latches and flip-flops have a straight impact on power consumption and speed of VLSI systems. For that reason study on low-power latches and flip-flops is unavoidable.

A common flip-flop with the best performance, lowest power consumption, and maximum robustness against noise would be an ideal component to be included in cell libraries. Increasing the performance of flip-flops involves considerable power and robustness trade-offs. So, a set of different latches and flip-flops with different performances are necessary to bind the use of more power consuming and noise-sensitive elements only for smaller portion of the chips with performance-critical units. This eliminates avoidable increase in power consumption as well as robustness degradations, which would result in overall decrease in noise margin requiring extra careful design.

All the hard edge triggered flip-flops for example master-slave flip-flops and sense amplifier flip-flops are characterized by positive setup time and causes large input to output delay. On the other hand, pulse-triggered flip-flops reduce the two stages into single stage. These flip-flops are characterized by the soft edge property and due to this reason logic complexity is reduced leading to small input to output delays. Pulse triggered flip-flops are better than hard edge flip-flop because they have negative setup time. Pulse-triggered flip-flops can be divided into two type's namely implicit and explicit flip-flops. In implicit-pulse triggered flip-flops pulse is generated inside the flip-flop. Hybrid latch flip-flop (HLFF), semi-dynamic flip-flop (SDFF), and implicit-pulsed data-close-to-output flip-flop (ip-DCO) are implicit-pulse triggered flip-flops.

Whereas in explicit-pulse triggered flip-flops, the pulse is generated externally, for example, explicit-pulsed data-close-to-output flip-flop. Explicit-pulse triggered flip-flops consume more energy but it has several advantages. Double-edge triggering is easy to implement in ep-FF, but it is difficult to

¹Research Scholar, Department of Electronics and Communication Engineering, Singhania University, Pacheri Bari, Jhunjhunu, Raj., India
Email: jyotikohar@gmail.com

²Professor, Department of Electronics and Communication Engineering, Amity School of Engineering and Technology, Noida, Uttar Pradesh, India

³Department of Electronics and Communication Engineering, Bangalore Institute of Technology, Bangalore, India

implement in ip-FF and ep-FF have the advantage of better performance as the height of the nMOS stack in ep-FF is less than that in ip-FF.

This paper is organized as follows. Section 2 describes different Conditional Techniques for low power and high performance design which are used to reduce the switching activity inside flip-flops. Section 3 presents some low power flip-flops and Section 4 describes Comparison of Flip-Flop characteristics. Section 5 concludes this paper.

II. CONDITIONAL TECHNIQUES

One effective technique to obtain power saving in case of flip-flops is based on the utilization of dynamic structure. Lots of power is wasted in flip-flops which are using dynamic behavior due to the internal switching activity. By reducing the unnecessary switching activities, we can reduce the overall power dissipation. So to reduce the internal switching activities, we can use two techniques namely Conditional precharge technique and Conditional capture technique.

Conditional capture flip-flop has been developed to reduce the power consumption in internal nodes of a no. of high performance flip-flops. Major advantage of CCFF is that there is no speed penalty. Setup time of CCFF is increased in comparison to Hybrid Latch Flip-Flop(HLFF). There are two main reasons behind it. First is the large recovery time on the node Q and second is increase in sampling time for capturing input 'Low'. Many additional transistors are needed in Condition capture technique for some flip-flops like Semi-Dynamic Flip-flop (SDFF). Conditional Precharge Flip-Flop (CPFF) was proposed by Nedovic.

In this technique internal node precharging is determined by the output signal. CPFF has large setup time similar to CCFF. To solve this problem improved version of CPFF was introduced without consumption cost. A new technique Conditional discharge technique is also used for the same purpose. This technique will overcome the limitations of the techniques discussed above. This paper reviews all these three Conditional techniques. In literature many techniques are discussed [40]-[45].

According to the requirements of the system, the designer has to consider all the parameters while choosing a structure for flip-flops. Factors which are advantageous in flip-flops are as follows [36]-[39]:

1. High speed
2. Low power consumption
3. Small area
4. Less number of transistors
5. Supply voltage scalability
6. Low glitch probability
7. Insensitivity to clock edge
8. Insensitivity to process variables
9. Less internal activity when data activity is low

Trade-offs between desired parameters, make this decision a multi-dimensional optimization problem for high-performance systems. A multi-dimensional Optimization problem for a non-linear system that usually has hundreds of variables is unfortunately impossible to solve within the limited design time. This will give us a good understanding of different structures and make the decisions easier for the designers.

A. Conditional Precharge Technique

Conditional precharge technique has been applied to low clock-swing flip-flop and save both clock system power and supply power. In this technique the discharging path is controlled to avoid the precharging of the internal node when the input remains high as shown in fig 1 which depicts the general scheme of Conditional precharge technique.

There are number of flip-flops techniques with internal activity gated upon the actual requirement to carry out signal transition. These conditional techniques based on clock pulse generation [13].

The flip-flop's output is checked and the transition is allowed only if it is used to change the value of output. The choice of flip flop and its design has a profound effect in decreasing the power dissipation. Pulse triggered flip-flops are better than master slave flip-flops in performance due to timing issues.

The components of sequential circuit in a CMOS circuit are considered as major factors to the power dissipation since one of the inputs in it of certain component is the clock which is the only signal that switches all the time. According to the recent studies, clock signal in digital computers consume a large percentage (15%-45%) of the system power.

So by reducing the power dissipation, we can reduce the power dissipation to a greater extent in digital VLSI circuits. This goal can be achieved by two means. Firstly by eliminating the waste power dissipation caused by switching the clock in non triggering direction. Secondly, to block the clock signal feeding into the flip-flops during their holding states so as to reduce the power dissipation. To reduce the power consumption in flip-flops Conditional capture, clock-on-demand, data transition look-ahead techniques have been developed.

To short out these charging and discharging activities a simple pmos transistor is used in the precharging path. This flip-flop cause higher setup time for high-to-low transition. A no. of flip-flops used this technique. For example, CPFF [13], DE-CPFF [14] and CP-SAFF [15].

The controlling signal is the output Q in case of CPFF and dual edge clocking conditional precharge flip-flop (DE-CPFF) and in CP-SAFF, the control signal is the input D.

B. Conditional Capture Technique

This technique is very attractive in terms of high performance VLSI implementation. Conditional Capture technique eliminates unnecessary transitions to minimize the power without effecting speed. The purpose of Conditional Capture technique is that to derive the internal nodes




Fig. 1. Conditional precharge technique

significant portion of the power is consumed and the output remains the same. By disabling the redundant internal transition, it is possible to achieve significant power reduction. Two types of Conditional Capture technique have been discussed in [16] namely single ended and differential implementation.

The main disadvantages of this technique are related to increase in setup time for zero sampling time. So setup time is the limiting performance parameter. Conditional Capture technique is totally based on clock gating idea. This technique is shown in fig 2. Conditional Capture technique is mostly used for implicit pulse triggered flip-flop, for example CCFF. In this flip-flop, a transparency window is used for the sampling of the input. Transparency window is determined by the time when both transistors are on at the same time. The output depend on the input means output Q will be high when input is high. Clock gating in the Conditional Capture technique results in redundant power consumption. Conditional Precharge technique is better than Conditional




Fig. 2. Conditional capture technique

Capture technique in terms of Energy-Delay-Product (EDP) means it reduce the EDP. But Conditional Precharge technique can only be applied to ip-FF.

C. Conditional Discharge Technique

Power saving approach, clock-gating used in Conditional Capture Technique results in redundant power consumed by the gate controlling the delivery of the delayed clock to the flip-flop and Conditional Precharge Technique can only be applied to implicit flip-flop. So to overcome these limitations of these techniques, a new technique, Conditional Discharge Technique is used. This technique can be used for both implicit as well as explicit pulse triggered flip-flops. This technique has been already used by a novel implicit pulsed level convert flip-flop to reduce the overhead incurred with level conversion flip-flops(LCFF). To further decrease the power consumption, Double -edge triggering is also used. In terms of power ,DE-LCFF dissipates about 18% less power than SLLS and 20% less power than SPFF. DE-LCFF has better PDP. The clocked-pseudo-NMOS(CPN) level conversion flip-flop combine the Conditional Discharge technique and pseudo-NMOS technique. This new CPN-LCFF outperform previous flip-flop in terms of power and delay.

This technique is also used to present a new flip-flop Conditional Discharge flip-flop. Conditional Discharge Technique controlled the discharge path, when input is stable (High) and eliminate the extra switching activity. CDFF use a pulse generator which is suitable for double edge sampling. CDFF has two stages. First is responsible for capturing the Low-to-High transition and second stage captures the High-to-Low input transition. CDFF features less switching noise generation which is very important issue in mixed signal circuits.

III. LOW POWER FLIP FLOP

Flip-flop choice and design has a deep effect both in reducing the power dissipation and in providing more slack time in high-performance systems. Pulse triggered flip-flop




Fig. 3. Conditional Discharge technique

are of two types namely implicit and explicit pulse triggered flip flop. This classification is depending on the pulse generators they use. In implicit-pulse triggered flip-flops the pulse is generated inside the flip-flop. Example of this is hybrid latch flip-flop (HLFF), semi-dynamic flip-flop (SDFF). In explicit-pulse triggered flip-flops (ep-FF), the pulse is generated externally and example for this is explicit-pulsed data-close-to-output flip-flop (ep-DCO). Ep-FF consumes more energy due to the explicit pulse generator.

A. Semi-Dynamic Flip-Flop

Semi-Dynamic Flip-Flop [34] is a high performance flip-flop because of its small delay and simple topology. It is measured to be one of fastest flip-flops today. SDFF is not suitable for applications where low power is required since its power consumption limits its use. Better performance of this circuit is targeted by use of precharging technique on internal node and eliminating low-to-high transitions from critical path, ending with only one transistor path at the output structure of the flip-flop allows logic to be collapsed into flip-flop circuit with very small penalty in number of transistors and performance. It considerably reducing both critical paths in the system and the chip area. It has been noticed that significant portion of power dissipated in SDFF occurs due to unavoidable and false transitions that result in glitches usually increasing the power consumed by successive logic as well.




Fig. 4. Semi-Dynamic Flip-Flop [34]

B. Hybrid Latch Flip-Flop

Hybrid latch flip flop is one of the high performance flip flop. It generate the explicit transparency window which allow the transition and due to this property this flip flop results in small delay and small area but small power consumption is there. Principle of operation is explained by three stages.

First stage generates the glitch conditionally in the transparency window. Second stage captures the generated glitch. Every time when the input is high the glitch is generated, regardless of previous state of output. Circuit is shown in Fig. 4.




Fig. 5. Hybrid Latch Flip-Flop [13]

It has some disadvantages as well: in order to change the state of HLFF, the keeper has to be overpowered, which introduce another portion of unnecessary power consumption and which causes increase in the delay. Due to this HLFF is not suitable for applications where low power is required since its power ion limits its utilization.

C. Explicit- Pulsed Data-Close-To-Output Flip-Flop

Fig. 6 and Fig. 7 illustrate the diagram of the Explicit-Pulse Data-Close-to-Output flip-flop (ep-DCO). It is measured as one of the fastest flip-flops due to its semi-dynamic nature [10]. Fig. 6 is the Dual-pulse generation circuit of the Explicit-Pulse Data-Close-to-Output flip-flop. It uses the delay of three inverters to generate the pulse at clock. In this flip-flop, there are two stages, the first stage is dynamic and the second stage is static in nature. It consists of six transistors-M1, M2, M3, M4, M5 and M6. The input data is connected to M2 transistor. When the flip-flop is in transparent period, the input data propagates to the output after this period M3 and M5 will turn off due to low voltage. When the point X transform to the high voltage, So M4 is off and M1 is on after the transparent period. There are some disadvantages of Explicit-Pulse Data-Close-to-Output flip-flop. There is lot of power consumption at the internal node X and due to the frequent charging and discharging of node X in each clock cycle causes glitches to appear at the output. These glitches propagate increase the switching power consumption but also cause the noise problems that may cause the system out of order [35].




Fig. 6. Dual-pulse generation circuit [10]




Fig.7. Explicit- Pulsed Data-Close-To-Output Flip Flop [10]

IV. COMPARISON OF CONDITIONAL TECHNIQUE BASED FLIP-FLOP CHARACTERISTICS

Table 1 shows the simulation results of various flip-flops. In terms of delay, CDFF and ep-DCO have the smallest delay because ep-DCO has less nMOS stack height and CDFF uses dual path which generally has better driving ability to help achieve small delay and in terms of the power consumption, CDFF consumes minimum power whereas ep-DCO and imCCFF consume more power because of redundant switching activity. In analysis of PDP comparison, CDFF has the smallest PDP.

V. CONCLUSION

Power estimation and optimization are needed to formulate a low power design, which is required for current and future VLSI design. Different types of flip-flops are studied in this paper for low power applications. In this paper conditional internal activity flip-flop techniques are reviewed. A new technique, Conditional discharge is also reviewed. It reduces the switching activity of some internal nodes in flip-flop. This technique is applied to new flip-flop named CDFF. The Conditional Discharge Technique could be applied to implicit

TABLE 1
FLIP-FLOP CHARACTERISTICS COMPARISON IN TERMS OF
DELAY, POWER, AND POWER DELAY PRODUCT

	DQ(ps)	P(μ W)	PDP(fJ)
CCFF	206	22.6	4.66
imCCFF	233	27	6.29
CPFF	189.2	22.4	4.24
DE-CPFF	226	21.6	4.88
CDFF	185	20.2	3.74
ep-DCO FF	184	24.4	4.49

pulsed flip-flops like ip-DCO and HLFF. Comparison of some Conditional Technique based Flip-Flop Characteristics is also summed up. Conditional Techniques are suitable for the application in the high performance VLSI circuits in future.

REFERENCES

- [1] D. Singh, J. M. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Seghal and T. J. Mozdzen, "Power conscious CAD tools and methodologies: A perspective" Proc. of the IEEE, 83(4):570-593, 1995.
- [2] H. Kawaguchi and T. Sakurai, "A reduced clock-swing flip-flop (RCSFF) for 63% power reduction," IEEE J. Solid-State Circuits, vol. 33, pp. 807-811, May 1998.
- [3] A. Chandrakasan, W. Bowhill, and F. Fox, "Design of High-Performance Microprocessor Circuits", 1st ed. Piscataway, NJ: IEEE Press, 2001.
- [4] G. Gerosa, "A 2.2W, 80 MHz superscalar RISC microprocessor," IEEE J. Solid-State Circuits, vol. 29, pp. 1440-1454, 1994.
- [5] U. Ko and P. Balsara, "High-performance energy-efficient D-flip-flop circuits," IEEE Trans. VLSI Syst., vol. 8, pp. 94-98, Feb. 2000.
- [6] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
- [7] B. Nikolic, V. G. Oklobzija, V. Stojanovic, W. Jia, J. K. Chiu, and M. M. Leung, "Improved sense-amplifier-based flip-flop: Design and measurements," IEEE J. Solid-State Circuits, vol. 35, pp. 876-883, June 2000.
- [8] H. Partovi, R. Burd, U. Salim, F. Weber, L. DiGregorio, and D. Draper, "Flow-through latch and edge-triggered flip-flop hybrid elements," in Proc. Dig. ISSCC, Feb. 1996, pp. 138-139.
- [9] F. Klass, C. Amir, A. Das, K. Aingaran, C. Truong, R. Wang, A. Mehta, R. Heald, and G. Yee, "Semi-dynamic and dynamic flip-flops with embedded logic," in Proc. Symp. VLSI Circuits, Dig. Tech. Papers, June 1998, pp. 108-109.
- [10] J. Tschanz, S. Narendra, Z. P. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-triggered & dual edge triggered Pulsed flip-flops for high-performance microprocessors," in Proc. ISPLED'01, Huntington Beach, CA, Aug. 2001, pp. 207-212.
- [11] S. Hesley et al., "A 7th-generation X86 microprocessor," in 1999 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1999, pp. 92-93.
- [12] C. F. Webb et al., "A 400-MHz S/390 microprocessor," IEEE J. Solid-State Circuits, vol. 32, pp. 1665-1675, Nov. 1997.
- [13] N. Nedovic and V. G. Oklobzija, "Hybrid latch flip-flop with improved power efficiency," in Proc. Symp. Integrated Circuits Systems Design, SBCCI2000, Manaus, Brazil, Sept. 18-22, 2000, pp. 211-215.
- [14] N. Nedovic, M. Aleksic, and V. G. Oklobzija, "Conditional precharge techniques for power-efficient dual-edge clocking," in Proc. Int. Symp. Low-Power Electronics. Design, Monterey, CA, Aug. 12-14, 2002, pp. 56-59.
- [15] Y. Zhang, H. Yang, and H. Wang, "Low clock-swing conditional- precharge flip-flop for more than 30% power reduction," Electron. Lett., vol. 36, no. 9, pp. 785-786, Apr. 2000.
- [16] B. Kong, S. Kim, and Y. Jun, "Conditional-capture flip-flop for statistical power reduction," IEEE J. Solid-State Circuits, vol. 36, pp. 1263-1271, Aug. 2001.

- [17] N. Nedovic, M. Aleksic, and V. G. Oklobdzija, "Conditional techniques for small power consumption flip-flops," in Proc. 8th IEEE Int. Conf. Electronics, Circuits Systems, Malta, Spain, Sept. 2–5, 2001, pp.803–806.
- [18] M. Horowitz, "Low-Power Digital Design", Proceedings of the 1994 IEEE Symposium on Low-Power Electronics, 1994.
- [19] J. Wang, S. Fang, W. Feng, "New Efficient Designs for XOR and XNOR Functions on the Transistor Level", IEEE Journal of Solid-State Circuits, 29(7), 1994, 780–786.
- [20] R. Zimmermann, W. Fichtner, "Low power Logic Styles: CMOS Versus Pass transistor Logic", IEEE Journal of Solid-State Circuits, 32 (7), 1997, 1079–1089.
- [21] A. M.Shams, T.K. Darwish and M.A. Bayoumi , "Performance analysis of low-power 1-bit CMOS full adder cells," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 10, No. 1, pp. 20–29, Feb. 2002.
- [22] D. Radhakrishnan, "Low-voltage low power CMOS full adder," IEEE Proc. Circuits Devices Syst., Vol. 148, No. 1, pp. 19–24, Feb. 2001.
- [23] M. Zhang ,J. Gu and C.H. Chang , "A novel hybrid pass logic with static CMOS output drive full adder cell," in Proc. IEEE Int. Symp. Circuits Syst., May 2003, pp. 317–320.
- [24] C.H. Chang , J. Gu and M. Zhang, "A review of 0.18- μm full adder performances for tree structured Arithmetic circuits," IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst., Vol.13, No. 6, pp. 686–695, Jun. 2005.
- [25] S. Goel , A. Kumar and M.A. Bayoumi , "Design of Robust, Energy Efficient Full Adders for Deep Submicrometer Design Using Hybrid- CMOS Logic Style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 14, No. 12, pp. 1309–1321, Feb. 2006.
- [26] N. Waste and K. Eshraghian, Principle of CMOS VLSI Design: A System Prospective, 2nd ed. New York: Addison – Wesley, 1993.
- [27] W. C. Athas, L. J. Svensson, J. G. Koller, et al., "Low-power digital systems based on adiabatic switching principles," IEEE Trans. On VLSI systems, 2(4), Dec. 1994, pp: 398-407,.
- [28] S. Samanta "Adiabatic Computing: A Contemporary Review," International conference on computers and devices for communication, Dec. 2009, pp. 1-4.
- [29] J. Marjonen, and M. Aberg, "A single clocked adiabatic static logic – a proposal for digital low-power applications, " J. VLSI signal processing, vol .27, no.27, Feb.2001, pp.253-268.
- [30] M. Pedram, "Power minimization in IC design: principles of applications," ACM Transactions on Design automation of Electronic System, 1(1) Jan 1996, pp 53-56.
- [31] A. Vetuli, S. Di Pascoli, and L.M. Reyneri, "Positive feedback in adiabatic logic," Electron.Lett.,vol.32, Sept. 1996, pp.1867-1869.
- [32] A. Blotti, M. Castellucci, and R. Saletti, "Designing carry lookahead adders with an adiabatic logic," standard-cell library," in proc. 12th Int. Workshop PATMOS, Seville, Spain, Sept. 2002, pp. 118-127
- [33] F. Klass, "Semi-Dynamic and Dynamic Flip-Flopswith Embedded Logic," Symp. on VLSI Circ, Digest of Technical Papers, June 1998
- [34] M.W. Phyu,; W.L Goh,; K.S. Yeo, ; "A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration "ISCAS 2005. IEEE International Symposium on Circuits and Systems, 2005.
- [35] G.M.Blair, "Comments on New Single-clock CMOS Latches and Flip-flops with Improved Speed and Power Savings", IEEE J. Solidstate Circuits, v.32,~161,1997.
- [36] L.A.Glasser, D.W.Dobberpuhl, in Chapter 2,Electronics of MOS Devices, The Design and Analyses of U Circuits, Addison-Wesley, US. 1985
- [37] S.M.Sze, in Piut II p-n Junction Devices, Physics of Semiconductor Devices, John Wiley & Sons, New York, N.Y.,U S. 1969.
- [38] Hossair, R, et al, "Low power design using DET flip-flops", IEEE Tram PLYI System, Jun 1994, ~2(2)p, 261-265.
- [39] Hamada, M., Terazawa, T., Higashi, T., Kitabayashi, S., Mita, S., Watanabe, Y., Ashino, M., Hara, H., and Kuroda, T.: 'Flip-flop selection technique for power-delay trade-off'. Dig. Tech. Pap. IEEE Int. Solid-State Circuits Conf., February 1999, pp. 270–271
- [40] Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design", John Wiley & Sons, INC., USA, 2000.
- [41] Gary Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic Publishers, USA, 1998.
- [42] R. H. Katz, *Contemporary Logic Design*, Benjamin/Cummings Publishing Company, Inc. 1994.
- [43] E. J. McCluskey, *Logic Design Principles*, Prentice Hall, 1986.
- [44] A. Chandrakasan and R. Brodersen, *Low-Power CMOS Design*, IEEE Press, 1998,pp. 233-238.
- [45] R. H. Katz, "Contemporary Logic Design", Benjamin/Cummings Publishing Company, Inc. 1994.